Evolutionary QCA Fault-Tolerant Reversible Full Adder

Authors

  • Majid Mohammadi Computer Engineering Department of Shahid Bahonar University of Kerman, Kerman, Iran
Abstract:

Today, the use of CMOS technology for the manufacture of electronic ICs has faced many limitations. Many alternatives to CMOS technology are offered and made every day. Quantum-dot cellular automata (QCA) is one of the most widely used. QCA gates and circuits have many advantages including small size, low power consumption and high speed. On the other hand, using special digital gates called reversible gates, a series of reversible circuits can be built that have their own advantages and applications in digital design. Reversible circuits can be implemented by QCA gates. One of the most important reversible gates implemented by QCA gates is QCA1 gate. In this paper we proposed a reversible full adder using QCA1 gates. Then, proposed reversible full adder is improved to the fault-tolerant structure. This structure has better indexes such as area and latency than similar ones. Reversible circuits are a kind of intelligent systems; because the possible system error can be distinguished by the output values.

Upgrade to premium to download articles

Sign up to access the full text

Already have an account?login

similar resources

Fault Tolerant Reversible QCA Design using TMR and Fault Detecting by a Comparator Circuit

Quantum-dot Cellular Automata (QCA) is an emerging and promising technology that provides significant improvements over CMOS. Recently QCA has been advocated as an applicant for implementing reversible circuits. However QCA, like other Nanotechnologies, suffers from a high fault rate. The main purpose of this paper is to develop a fault tolerant model of QCA circuits by redundancy in hardware a...

full text

Fault Tolerant Reversible QCA Design using TMR and Fault Detecting by a Comparator Circuit

Quantum-dot Cellular Automata (QCA) is an emerging and promising technology that provides significant improvements over CMOS. Recently QCA has been advocated as an applicant for implementing reversible circuits. However QCA, like other Nanotechnologies, suffers from a high fault rate. The main purpose of this paper is to develop a fault tolerant model of QCA circuits by redundancy in hardware a...

full text

Design of a Novel Fault Tolerant Reversible Full Adder for Nanotechnology Based Systems

Reversible computation plays an important role in the synthesis of circuits having application in quantum computing, low power CMOS design, bioinformatics and nanotechnology-based systems. Conventional logic circuits are not reversible. A reversible circuit maps each input vector, into a unique output vector and vice versa. We demonstrate how the well-known and very useful, Toffoli gate can be ...

full text

Realization of a Novel Fault Tolerant Reversible Full Adder Circuit in Nanotechnology

In parity preserving reversible circuit, the parity of the input vector must match the parity of the output vector. It renders a wide class of circuit faults readily detectable at the circuit’s outputs. Thus reversible logic circuits that are parity preserving will be beneficial to the development of fault tolerant systems in nanotechnology. This paper presents an efficient realization of well ...

full text

fault tolerant reversible qca design using tmr and fault detecting by a comparator circuit

quantum-dot cellular automata (qca) is an emerging and promising technology that provides significant improvements over cmos. recently qca has been advocated as an applicant for implementing reversible circuits. however qca, like other nanotechnologies, suffers from a high fault rate. the main purpose of this paper is to develop a fault tolerant model of qca circuits by redundancy in hardware a...

full text

Review on Fault Tolerant Reversible Arithmetic N-bit Adder/ Subtractor

Programmable reversible logic circuit is design style for nanotechnology and quantum computing with minimum heat generation, quantum cost and garbage output. Late advances in reversible rationale utilizing and quantum PC calculations consider enhanced PC engineering and math rationale unit plans. In this paper, we survey the N-bit reversible logic adder and sub tractors are used with minimal de...

full text

My Resources

Save resource for easier access later

Save to my library Already added to my library

{@ msg_add @}


Journal title

volume 09  issue 01

pages  33- 39

publication date 2020-03-01

By following a journal you will be notified via email when a new issue of this journal is published.

Hosted on Doprax cloud platform doprax.com

copyright © 2015-2023